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Abstract
This paper summarizes the idea of Tiered-Latency DRAM,
which was published in HPCA 2013 [37]. The key goal of
TL-DRAM is to provide low DRAM latency at low cost, a
critical problem in modern memory systems [55]. To this
end, TL-DRAM introduces heterogeneity into the design of a
DRAM subarray by segmenting the bitlines, thereby creating a
low-latency, low-energy, low-capacity portion in the subarray
(called the near segment), which is close to the sense ampli-
fiers, and a high-latency, high-energy, high-capacity portion,
which is farther away from the sense amplifiers. Thus, DRAM
becomes heterogeneous with a small portion having lower la-
tency and a large portion having higher latency. Various tech-
niques can be employed to take advantage of the low-latency
near segment and this new heterogeneous DRAM substrate, in-
cluding hardware-based caching and software based caching
and memory allocation of frequently used data in the near seg-
ment. Evaluations with simple such techniques show signifi-
cant performance and energy-efficiency benefits [37].
1 Summary
1.1 The Problem: High DRAM Latency
Primarily due to its low cost-per-bit, DRAM has long been
the choice substrate for architecting main memory subsystems.
In fact, DRAM’s cost-per-bit has been decreasing at a rapid
rate as DRAM process technology scales to integrate ever more
DRAM cells into the same die area. As a result, each suc-
cessive generation of DRAM has enabled increasingly large-
capacity main memory subsystems at low cost.
In stark contrast to the continued scaling of cost-per-bit,
the latency of DRAM has remained almost constant. During
the same 11-year interval in which DRAM’s cost-per-bit de-
creased by a factor of 16, DRAM latency (as measured by the
tRCD and tRC timing constraints) decreased by only 30.5%
and 26.3% [5, 25], as shown in Figure 1 of our paper [37].
From the perspective of the processor, an access to DRAM
takes hundreds of cycles — time during which the processor
may be stalled, waiting for DRAM. Such wasted time leads to
large performance degradations.
1.2 Key Observations and Our Goal
Bitline: Dominant Source of Latency. In DRAM, each bit
is represented as electrical charge in a capacitor-based cell. The
small size of this capacitor necessitates the use of an auxiliary
structure, called a sense-amplifier, to detect the small amount
of charge held by the cell and amplify it to a full digital logic
value. But, a sense-amplifier is approximately one hundred
times larger than a cell [61]. To amortize their large size, each
sense-amplifier is connected to many DRAM cells through a
wire called a bitline.
Every bitline has an associated parasitic capacitance whose
value is proportional to the length of the bitline. Unfortu-
nately, such parasitic capacitance slows down DRAM oper-
ation for two reasons. First, it increases the latency of the
sense-amplifiers. When the parasitic capacitance is large, a
cell cannot quickly create a voltage perturbation on the bitline
that could be easily detected by the sense-amplifier. Second,
it increases the latency of charging and precharging the bit-
lines. Although the cell and the bitline must be restored to
their quiescent voltages during and after an access to a cell,
such a procedure takes much longer when the parasitic capac-
itance is large. Due to the above reasons and a detailed la-
tency break-down (refer to our HPCA-19 paper [37]), we con-
clude that long bitlines are the dominant source of DRAM la-
tency [22, 70, 51, 52].
Latency vs. Cost Trade-Off. The bitline length is a key
design parameter that exposes the important trade-off between
latency and die-size (cost). Short bitlines (few cells per bit-
line) constitute a small electrical load (parasitic capacitance),
which leads to low latency. However, they require more sense-
amplifiers for a given DRAM capacity (Figure 1a), which leads
to a large die-size. In contrast, long bitlines have high latency
and a small die-size (Figure 1b). As a result, neither of these
two approaches can optimize for both latency and cost-per-bit.
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Figure 1. DRAM: Latency vs. Cost Optimized, Our Proposal
Figure 2 shows the trade-off between DRAM latency and
die-size by plotting the latency (tRCD and tRC ) and the die-
size for different values of cells-per-bitline. Existing DRAM
architectures are either optimized for die-size (commodity
DDR3 [64, 50]) and are thus low cost but high latency, or opti-
mized for latency (RLDRAM [49], FCRAM [65]) and are thus
low latency but high cost.
The goal of our paper [37] is to design a new DRAM archi-
tecture to approximate the best of both worlds (i.e., low latency
and low cost), based on the key observation that that long bit-
lines are the dominant source of DRAM latency.
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Figure 2. Bitline Length: Latency vs. Die-Size
1.3 Tiered-Latency DRAM
To achieve the latency advantage of short bitlines and the
cost advantage of long bitlines, we propose the Tiered-Latency
DRAM (TL-DRAM) architecture, which is shown in Figure 1c
and 3a. The key idea of TL-DRAM is to divide the long bit-
line into two shorter segments using an isolation transistor: the
near segment (connected directly to the sense-amplifier) and
the far segment (connected through the isolation transistor).
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Figure 3. TL-DRAM: Near vs. Far Segments
The primary role of the isolation transistor is to electrically
decouple the two segments from each other. This changes the
effective bitline length (and also the effective bitline capaci-
tance) as seen by the cell and sense-amplifier. Correspondingly,
the latency to access a cell is also changed — albeit differently
depending on whether the cell is in the near or the far segment.
When accessing a cell in the near segment, the isolation
transistor is turned off, disconnecting the far segment (Fig-
ure 3b). Since the cell and the sense-amplifier see only the
reduced bitline capacitance of the shortened near segment, they
can drive the bitline voltage more easily. As a result, the bitline
voltage is restored more quickly, so that the latency (tRC ) for
the near segment is significantly reduced. On the other hand,
when accessing a cell in the far segment, the isolation transis-
tor is turned on to connect the entire length of the bitline to the
sense-amplifier. In this case, the isolation transistor acts like a
resistor inserted between the two segments (Figure 3c) and lim-
its how quickly charge flows to the far segment. Because the
far segment capacitance is charged more slowly, it takes longer
for the far segment voltage to be restored, so that the latency
(tRC ) is increased for cells in the far segment.
Latency, Power, and Die-Area. Table 1 summarizes the
latency, power, and die-area characteristics of TL-DRAM to
other DRAMs, estimated using circuit-level SPICE simula-
tion [56] and power/area models from Rambus [61]. Compared
to commodity DRAM (long bitlines) which incurs high latency
(tRC ) for all cells, TL-DRAM offers significantly reduced la-
tency (tRC ) for cells in the near segment, while increasing the
latency for cells in the far segment due to the additional resis-
tance of the isolation transistor. In DRAM, a large fraction of
the power is consumed by the bitlines. Since the near segment
in TL-DRAM has a lower capacitance, it also consumes less
power. On the other hand, accessing the far segment requires
toggling the isolation transistors, leading to increased power
consumption. Mainly due to additional isolation transistors,
TL-DRAM increases die-area by 3%. Our paper includes de-
tailed circuit-level analyses of TL-DRAM (Section 4 of [37]).
Short Bitline Long Bitline Segmented Bitline
(Fig 1a) (Fig 1b) (Fig 1c)
Unsegmented Unsegmented Near Far
Length (Cells) 32 512 32 480
Latency Low High Low Higher
(tRC ) (23.1ns) (52.5ns) (23.1ns) (65.8ns)
Normalized Low High Low Higher
Power Consump. (0.51) (1.00) (0.51) (1.49)
Normalized High Lower Low
Die-Size (Cost) (3.76) (1.00) (1.03)
Table 1. Latency, Power, and Die-Area Comparison
1.4 Leveraging TL-DRAM
TL-DRAM enables the design of many new memory man-
agement policies that exploit the asymmetric latency charac-
teristics of the near and the far segments. Our HPCA-19 paper
(in Section 5) describes four ways of taking advantage of TL-
DRAM. Here, we describe two approaches in particular.
In the first approach, the memory controller uses the near
segment as a hardware-managed cache for the far segment. In
our HPCA-19 paper [37], we discuss three policies for manag-
ing the near segment cache. (The three policies differ in de-
ciding when a row in the far segment is cached into the near
segment and when it is evicted.) In addition, we propose a new
data transfer mechanism (Inter-Segment Data Transfer) that ef-
ficiently migrates data between the segments by taking advan-
tage of the fact that the bitline is a bus connected to the cells
in both segments. By using this technique, the data from the
source row can be transferred to the destination row over the
bitlines at very low latency (additional 4ns over tRC ). Further-
more, this Inter-Segment Data Transfer happens exclusively
within DRAM bank without utilizing the DRAM channel, al-
lowing concurrent accesses to other banks.
In the second approach, the near segment capacity is ex-
posed to the OS, enabling the OS to use the full DRAM ca-
pacity. We propose two concrete mechanisms, one where the
memory controller uses an additional layer of indirection to
map frequently accessed pages to the near segment, and an-
other where the OS uses static/dynamic profiling to directly
map frequently accessed pages to the near segment. In both
approaches, the accesses to pages that are mapped to the near
segment are served faster and with lower power than in conven-
tional DRAM, resulting in improved system performance and
energy efficiency.
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1.5 Results: Performance and Power
Our HPCA-19 paper [37] provides extensive detail about
both of the above approaches. But, due to space constraints,
we present the evaluation results of only the first approach, in
which the near segment is used as hardware-managed cache
managed under our best policy (Benefit-Based Caching) to
show the advantage of our TL-DRAM substrate.
Performance & Power Analysis. Figure 4 shows the
average performance improvement and power-efficiency of
our proposed mechanism over the baseline with conventional
DRAM, on 1-, 2- and 4-core systems. As described in Sec-
tion 1.3, access latency and power consumption are signifi-
cantly lower for near segment accesses, but higher for far seg-
ment accesses, compared to accesses in a conventional DRAM.
We observe that a large fraction (over 90% on average) of re-
quests hit in the rows cached in the near segment, thereby ac-
cessing the near segment with low latency and low power con-
sumption. As a result, TL-DRAM achieves significant perfor-
mance improvement by 12.8%/12.3%/11.0% and power sav-
ings by 23.6%/26.4%/28.6% in 1-/2-/4-core systems, respec-
tively.
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Figure 4. IPC Improvement & Power Consumption
Sensitivity to Near Segment Capacity. The number of
rows in the near segment presents a trade-off, since increasing
the near segment’s size increases its capacity but also increases
its access latency. Figure 5 shows the performance improve-
ment of our proposed mechanisms over the baseline as we vary
the near segment size. Initially, performance improves as the
number of rows in the near segment since more data can be
cached. However, increasing the number of rows in the near
segment beyond 32 reduces the performance benefit due to the
increased capacitance.
Figure 5. Effect of Varying Near Segment Capacity
Other Results. In our HPCA-19 paper, we provide a de-
tailed analysis of how timing parameters and power consump-
tion vary when varying the near segment length, in Section 4
and 6.3, respectively. We also provide a comprehensive eval-
uation of the mechanisms we build on top of the TL-DRAM
substrate for single- and multi-core systems in Section 8.
All of our results are gathered using an in-house version of
Ramulator [31], an open-source DRAM simulator [30], which
is integrated into an in-house processor simulator.
2 Significance
2.1 Novelty
To our knowledge, our HPCA-19 paper is the first to enable
latency heterogeneity in DRAM without significantly increas-
ing cost-per-bit and to propose hardware/software mechanisms
that leverage this latency heterogeneity to improve system per-
formance. We make the following major contributions.
A Cost-Efficient Low-Latency DRAM. Based on the key
observation that long internal wires (bitlines) are the domi-
nant source of DRAM latency, we propose a new DRAM ar-
chitecture called Tiered-Latency DRAM (TL-DRAM). To our
knowledge this is the first work to enable low-latency DRAM
without significantly increasing the cost-per-bit. By adding a
single isolation transistor to each bitline, we carve out a re-
gion within a DRAM chip, called the near segment, that is
fast and energy-efficient. This comes at a modest overhead of
3% increase in DRAM die-area. While there are two prior ap-
proaches to reduce DRAM latency (using short bitlines [49,
65], adding an SRAM cache in DRAM [20, 18, 16, 84]), both
of these approaches significantly increase die-area due to ad-
ditional sense-amplifiers or additional area for SRAM cache,
as we evaluate in our paper [37]. Compared to these prior ap-
proaches, TL-DRAM is a much more cost-effective architec-
ture for achieving low latency.
There are many works that reduce overall memory access
latency by modifying DRAM, the DRAM-controller interface,
and DRAM controllers. These works enable more parallelism
and bandwidth [29, 10, 66, 40], reduce refresh counts [42, 43,
26, 79, 60], accelerate bulk operations [66, 68, 69, 11], acceler-
ate computation in the logic layer of 3D-stacked DRAM [2, 1,
83, 17], enable better communication between CPU and other
devices through DRAM [39], leverage process variation and
temperature dependency in DRAM [38], leverage DRAM ac-
cess patterns [19], reduce write-related latencies by better de-
signing DRAM and DRAM control policies [13, 36, 67], and
reduce overall queuing latencies in DRAM by better schedul-
ing memory requests [53, 54, 27, 28, 75, 73, 21, 78]. Our pro-
posal is orthogonal to all of these approaches and can be ap-
plied in conjunction with them to achieve higher latency and
energy benefits.
Inter-Segment Data Transfer. By implementing latency
heterogeneity within a DRAM subarray, TL-DRAM enables
efficient data transfer between the fast and slow segments by
utilizing the bitlines as a wide bus. This mechanism takes ad-
vantage of the fact that both the source and destination cells
share the same bitlines. Furthermore, this inter-segment mi-
gration happens only within a DRAM bank and does not uti-
lize the DRAM channel, thereby allowing concurrent accesses
to other banks over the channel. This inter-segment data trans-
fer enables fast and efficient movement of data within DRAM,
which in turn enables efficient ways of taking advantage of la-
tency heterogeneity.
Son et al. proposes a low latency DRAM architecture [71]
that has fast (long bitline) and slow (short bitline) subarrays
in DRAM. This approach provides largest benefit when allo-
cating latency critical data to the low latency regions (the low
latency subarrays. Therefore, overall memory system perfor-
mance is sensitive to the page placement policy. However,
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our inter-segment data transfer enables efficient relocation of
pages, leading to dynamic page placement based on the latency
criticality of each page.
2.2 Potential Long-Term Impact
Tolerating High DRAM Latency by Enabling New Lay-
ers in the Memory Hierarchy. Today, there is a large la-
tency cliff between the on-chip last level cache and off-chip
DRAM, leading to a large performance fall-off when applica-
tions start missing in the last level cache. By introducing an
additional fast layer (the near segment) within the DRAM it-
self, TL-DRAM smoothens this latency cliff.
Note that many recent works added a DRAM cache or cre-
ated heterogeneous main memories [33, 35, 59, 47, 81, 62, 57,
48, 44, 12, 63, 41, 14] to smooth the latency cliff between the
last level cache and a longer-latency non-volatile main mem-
ory, e.g., Phase Change Memory [33, 35, 59], or to take advan-
tage of the advantages of multiple different types of memories
to optimize for multiple metrics. Our approach is similar at
the high-level (i.e., to reduce the latency cliff at low cost by
taking advantage of heterogeneity) yet we introduce the new
low-latency layer within DRAM itself instead of adding a com-
pletely separate device.
Applicability to Future Memory Devices. We show the
benefits of TL-DRAM’s asymmetric latencies. Considering
that most memory devices adopt a similar cell organization
(i.e., a 2-dimensional cell array and row/column bus connec-
tions), our approach of reducing the electrical load of connect-
ing to a bus (bitline) to achieve low access latency can be ap-
plicable to other memory devices.
Furthermore, the idea of performing inter-segment data
transfer can also potentially be applied to other memory de-
vices, regardless of the memory technology. For example,
we believe it is promising to examine similar approaches
for emerging memory technologies like Phase Change Mem-
ory [33, 59, 58, 46, 82, 34] or STT-MRAM [32, 80], as well as
the NAND flash memory technology [45, 8, 9, 7, 6].
New Research Opportunities. The TL-DRAM substrate
creates new opportunities by enabling mechanisms that can
leverage the latency heterogeneity offered by the substrate. We
briefly describe three directions, but we believe many new pos-
sibilities abound.
• New ways of leveraging TL-DRAM. TL-DRAM is a sub-
strate that can be utilized for many applications. Although
we describe two major ways of leveraging TL-DRAM in our
HPCA-19 paper, we believe there are several more ways to
leverage the TL-DRAM substrate both in hardware and soft-
ware. For instance, new mechanisms could be devised to de-
tect data that is latency critical (e.g., data that causes many
threads to becomes serialized [15, 77, 23, 76, 24] or data
that belongs to threads that are more latency-sensitive [27,
28, 72, 78, 3, 4, 73, 75, 74]) or could become latency criti-
cal in the near future and allocate/prefetch such data into the
near segment.
• Opening up new design spaces with multiple tiers. TL-
DRAM can be easily extended to have multiple latency tiers
by adding more isolation transistors to the bitlines, provid-
ing more latency asymmetry. (Our HPCA-19 paper provides
an analysis of the latency of a TL-DRAM design with three
tiers, showing the spread in latency for three tiers.) This en-
ables new mechanisms both in hardware and software that
can allocate data appropriately to different tiers based on
their access characteristics such as locality, criticality, etc.
• Inspiring new ways of architecting latency heterogeneity
within DRAM. To our knowledge, TL-DRAM is the first to
enable latency heterogeneity within DRAM by significantly
modifying the existing DRAM architecture. We believe that
this could inspire research on other possible ways of archi-
tecting latency heterogeneity within DRAM or other mem-
ory devices.
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